

ISL73840SEH

Radiation Tolerant 30V 16-Channel Analog Multiplexer

FN8845
Rev.3.00
Feb 23, 2018

The [ISL73840SEH](#) is a radiation tolerant, 16-channel high ESD protected multiplexer fabricated using the Renesas proprietary P6SOI (Silicon On Insulator) process technology. It operates with a dual supply voltage ranging from $\pm 10.8V$ to $\pm 16.5V$. It has a 4-bit address plus an enable pin that can be driven with adjustable logic thresholds to conveniently select one of 16 available channels. An inactive channel is separated from an active channel by a high impedance, which inhibits any interaction between them.

The ISL73840SEH's low r_{ON} allows for improved signal integrity and reduced power losses. The ISL73840SEH is also designed for cold sparing, making it excellent for high reliability applications that have redundancy requirements. It is designed to provide a high impedance to the analog source in a powered off condition, making it easy to add additional backup devices without loading signal sources. The ISL73840SEH also incorporates input analog overvoltage protection, which disables the switch to protect downstream devices.

The ISL73840SEH is available in a 28 Ld CDFP or die form and operates across the extended temperature range of $-55^{\circ}C$ to $+125^{\circ}C$.

A 32-channel version in a 48 Ld CQFP is also available. Refer to the [ISL73841SEH](#) datasheet for more information. For a list of differences between the ISL73840SEH and ISL73841SEH, refer to [Table 1 on page 3](#).

Related Literature

For a full list of related documents, visit our website

- [ISL73840SEH](#) product page

Features

- DLA SMD #[5962-15219](#)
- Fabricated using P6SOI process technology
- ESD protection 8kV (HBM)
- Rail-to-rail operation
- Overvoltage protection
- Low r_{ON} <500 Ω (typical)
- Flexible split rail operation
 - Positive supply above GND (V^+) +10.8V to +16.5V
 - Negative supply below GND (V^-) -10.8V to -16.5V
- Adjustable logic threshold control with VREF pin
- Cold sparing capable (from ground) $\pm 25V$
- Analog overvoltage range (from ground) $\pm 35V$
- Off switch leakage 100nA (maximum)
- Transition times (t_R , t_F) 500ns (typical)
- Break-before-make switching
- Grounded metal lid (internally connected)
- Operating temperature range $-55^{\circ}C$ to $+125^{\circ}C$
- Radiation tolerance
 - Low dose rate (0.01rad(Si)/s) ... 50krad(Si) (see [Note 1](#))
 - SEB LET_{TH} 86.4 MeV • cm²/mg

NOTE:

1. Product capability established by initial characterization. All subsequent lots are assurance tested to 50krad (0.01rad(Si)/s) wafer-by-wafer.




FIGURE 1. TYPICAL APPLICATION




FIGURE 2. $r_{DS(ON)}$ Vs POWER SUPPLY ACROSS SWITCH INPUT COMMON-MODE VOLTAGE AT $+25^{\circ}C$

Table of Contents

Ordering Information	3
Pin Configuration	4
Pin Descriptions	4
Absolute Maximum Ratings	5
Thermal Information	5
Recommended Operating Conditions	5
Electrical Specifications ($\pm 15V$)	5
Electrical Specifications ($\pm 12V$)	8
Block Diagram	10
Timing Diagrams	11
Typical Performance Curves	12
Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 15V$)	15
Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 12V$)	17
Applications Information	19
Power-Up Considerations	19
Overvoltage Protection	19
VREF and Logic Functionality	19
Considerations for Redundant Applications	19
ISL73840SEH vs ISL73841SEH	19
Die Characteristics	20
Die Dimensions	20
Interface Materials	20
Assembly Related Information	20
Additional Information	20
Weight of Packaged Device	20
Lid Characteristics	20
Metalization Mask Layout	20
Revision History	22
Ceramic Metal Seal Flatpack Packages (Flatpack)	24

Ordering Information

ORDERING/SMD NUMBER (Note 3)	PART NUMBER (Note 2)	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
5962L1521902VXC	ISL73840SEHVF	-55 to +125	28 LD CDFP	K28.A
N/A	ISL73840SEHF/PROTO (Note 4)	-55 to +125	28 LD CDFP	K28.A
5962L1521902V9A	ISL73840SEHVX	-55 to +125	Die	N/A
N/A	ISL73840SEHX/SAMPLE (Note 4)	-55 to +125	Die	N/A

NOTES:


- These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
- The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across the temperature range specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE die is capable of meeting the electrical limits and conditions specified in the DLA SMD at +25 °C only. The /SAMPLE is a die and does not receive 100% screening across the temperature range to the DLA SMD electrical limits. These part types do not come with a certificate of conformance because there is no radiation assurance testing and they are not DLA qualified devices.

TABLE 1. TABLE OF DIFFERENCES

SPECIFICATION	ISL73840SEH	ISL73841SEH
Number of Channels	16	32
Supply Current (I+/I-)	350µA (maximum)	400µA (maximum)
Output Leakage (+125 °C)	60nA (maximum)	120nA (maximum)

Pin Configuration

ISL73840SEH
(28 LD CDFP)
TOP VIEW



Pin Descriptions

PIN NAME	PIN NUMBER	DESCRIPTION
V _{OUT}	28	Output for multiplexer (see Circuit 1 in Figure 3)
V ⁺	1	Positive power supply (see Circuit 3 in Figure 3)
V ⁻	27	Negative power supply (see Circuit 4 in Figure 3)
NC	2, 3	Not electrically connected
IN _x	4, 5, 6, 7, 8, 9, 10, 11, 19, 20, 21, 22, 23, 24, 25, 26	Input for multiplexer (see Circuit 2 in Figure 3)
A _x	14, 15, 16, 17	Address lines for multiplexer (see Circuit 3 in Figure 3)
\overline{EN}	18	Enable control for multiplexer (active low, see Circuit 3 in Figure 3)
V _{REF}	13	Reference voltage used to set logic thresholds (see Circuit 3 in Figure 3)
GND	12	Ground
LID	-	Package Lid is internally connected to GND (Pin 12)




FIGURE 3. ESD Circuits

Absolute Maximum Ratings

Positive Supply Voltage above GND (V^+) (Note 7)	+20V
Negative Supply Voltage below GND (V^-) (Note 7)	-20V
Maximum Supply Voltage Differential (V^+ to V^-) (Note 7)	40V
Maximum Current Through Selected Switch	10mA
Analog Input Voltage (IN_x)	
From GND (Note 7)	$\pm 35V$
Digital Input Voltage Range (\overline{EN} , A_x)	GND to V^+
VREF to GND (Note 7)	16.5V
ESD Tolerance	
Human Body Model (Tested per MIL-STD-883 TM 3015)	8kV
Charged Device Model (Tested per JESD22-C101D)	250V
Machine Model (Tested per JESD22-A115-A)	250V

Thermal Information

Thermal Resistance (Typical)	θ_{JA} ($^{\circ}C/W$)	θ_{JC} ($^{\circ}C/W$)
28 Ld CDFP (Notes 5, 6)	48	4
Storage Temperature Range	-65 $^{\circ}C$ to +150 $^{\circ}C$	

Recommended Operating Conditions

Ambient Operating Temperature Range	-55 $^{\circ}C$ to +125 $^{\circ}C$
Maximum Operating Junction Temperature	+150 $^{\circ}C$
Positive Supply Voltage Above GND (V^+)	+10.8V to +16.5V
Negative Supply Voltage Below GND (V^-)	-10.8V to -16.5V
Supply Voltage Differential (V^+ to V^-)	21.6V to 33V
VREF to GND	4.5V to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. Refer to [TB379](#) for details.
- For θ_{JC} , the "case temp" location is the center of the package underside.
- Tested in a heavy ion environment at LET = 86.3 MeV • cm²/mg at +125 $^{\circ}C$.

Electrical Specifications ($\pm 15V$) $V^+ = 15V$, $V^- = -15V$, $V_{AH} = 4V$, $V_{AL} = 0.8V$, $V_{REF} = V_{\overline{EN}} = 5V$, $T_A = +25^{\circ}C$, unless otherwise noted. Boldface limits apply across the operating temperature range, -55 $^{\circ}C$ to +125 $^{\circ}C$ or across a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Analog Input Signal Range	V_S		V^-	-	V^+	V
Channel ON-Resistance	r_{ON}	$V_{\pm} = \pm 15.0V$, $\pm 16.5V$ $I_{OUT} = -1mA$, $V_{IN} = +5V$, $-5V$	-	-	500	Ω
		$V_{\pm} = \pm 15.0V$, $\pm 16.5V$ $I_{OUT} = -1mA$, $V_{IN} = V^+$, V^-	-	-	700	Ω
r_{ON} Match Between Channels	Δr_{ON}	$V_{IN} = +5V$, $-5V$; $I_{OUT} = -1mA$	-	10	20	Ω
ON-Resistance Flatness	$R_{FLAT(ON)}$	$V_{IN} = +5V$, $-5V$	-	-	25	Ω
Switch Off Leakage	$I_{S(OFF)}$	$V_{IN} = V^+ - 5V$, $V_{\pm} = \pm 16.5V$, All unused inputs are tied to $V^- + 5V$	-10	-	10	nA
		Post radiation	-100	-	100	nA
		$V_{IN} = V^- + 5V$, $V_{\pm} = \pm 16.5V$ All other inputs = $V^+ - 5V$ $T_A = +25^{\circ}C$	-10	-	10	nA
		$T_A = +125^{\circ}C$	-20	-	20	nA
Switch Off Leakage with Device Powered Off	$I_{S(OFF)}$ POWER OFF	$V_{IN} = +25V$, $V_{\pm} = V_{\overline{EN}} = V_A = V_{REF} = 0V$ $T_A = +25^{\circ}C$, $V_{\pm} = 0V$	-10	-	10	nA
		$T_A = -55^{\circ}C$, +125 $^{\circ}C$	-10	-	80	nA
		Post radiation	-100	-	100	nA
		$V_{IN} = -25V$, $V_{\pm} = V_{\overline{EN}} = V_A = V_{REF} = 0V$ $T_A = +25^{\circ}C$, $V_{\pm} = 0V$	-10	-	10	nA
		$T_A = -55^{\circ}C$, +125 $^{\circ}C$	-80	-	10	nA
Post radiation	-100	-	100	nA		

Electrical Specifications ($\pm 15V$) $V^+ = 15V$, $V^- = -15V$, $V_{AH} = 4V$, $V_{AL} = 0.8V$, $V_{REF} = V_{EN} = 5V$, $T_A = +25^\circ C$, unless otherwise noted. Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$ or across a total ionizing dose of 50krad(Si) with exposure at a low dose rate of $<10\text{mrad(Si)/s}$. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Switch Off Leakage with Device Powered Off	$I_{S(OFF)}$ POWER OFF	$V_{IN} = +25V$, $V_{EN}/V_A/V_{REF} = 0V$ $V_{\pm} = \text{OPEN}$, $T_A = +25^\circ C$	-10	-	10	nA
		$T_A = -55^\circ C, +125^\circ C$	-10	-	80	nA
		Post radiation	-100	-	100	nA
		$V_{IN} = -25V$, $V_{EN}/V_A/V_{REF} = 0V$ $V_{\pm} = \text{OPEN}$, $T_A = +25^\circ C$	-10	-	10	nA
		$T_A = -55^\circ C, +125^\circ C$	-80	-	10	nA
		Post radiation	-100	-	100	nA
Switch On Leakage Current into the Source (overvoltage)	$I_{S(ON)}$ OVERVOLT	$V_{IN} = +35V$, $V_{OUT} = 0V$, $T_A = +25^\circ C, -55^\circ C$ All unused switch inputs = GND, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	-80	-	80	nA
		Post radiation	-500	-	500	nA
		$V_{IN} = -35V$, $V_{OUT} = 0V$, $T_A = +25^\circ C, -55^\circ C$ All unused switch inputs = GND, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	-20	-	20	nA
		Post radiation	-500	-	500	nA
Switch Off Leakage Current into the Source (overvoltage)	$I_{S(OFF)}$ OVERVOLT	$V_{IN} = +35V$, $V_{OUT} = 0V$, $T_A = +25^\circ C, -55^\circ C$ All unused switch inputs = GND, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	-80	-	80	nA
		Post radiation	-750	-	750	nA
		$V_{IN} = -35V$, $V_{OUT} = 0V$, $T_A = +25^\circ C, -55^\circ C$ All unused switch inputs = GND, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	-20	-	20	nA
		Post radiation	-750	-	750	nA
Switch Off Leakage	$I_{D(OFF)}$	$V_{OUT} = V^+ - 5V$, All inputs = $V^- + 5V$ $V_{\pm} = \pm 16.5V$, $T_A = +25^\circ C, -55^\circ C$	-10	-	10	nA
		$T_A = +125^\circ C$	0	-	60	nA
		Post radiation	-80	-	80	nA
		$V_{OUT} = V^- + 5V$, All inputs = $V^+ - 5V$ $V_{\pm} = \pm 16.5V$, $T_A = +25^\circ C, -55^\circ C$	-10	-	10	nA
		$T_A = +125^\circ C$	-60	-	0	nA
		Post radiation	-80	-	80	nA
Switch Off Leakage Current into the Drain (overvoltage)	$I_{D(OFF)}$ OVERVOLT	$V_{OUT} = 0V$, $V_{IN} = +35V$, $V_{\pm} = \pm 16.5V$ All unused inputs are tied to GND	-10	-	10	nA
		Post radiation	-500	-	500	nA
		$V_{OUT} = 0V$, $V_{IN} = -35V$, $V_{\pm} = \pm 16.5V$ All unused inputs are tied to GND	-10	-	10	nA
		Post radiation	-500	-	500	nA

Electrical Specifications ($\pm 15V$) $V^+ = 15V$, $V^- = -15V$, $V_{AH} = 4V$, $V_{AL} = 0.8V$, $V_{REF} = V_{EN} = 5V$, $T_A = +25^\circ C$, unless otherwise noted. **Boldface limits apply across the operating temperature range, $-55^\circ C$ to $+125^\circ C$ or across a total ionizing dose of 50krad(Si) with exposure at a low dose rate of $<10\text{mrad(Si)/s}$. (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Switch On Leakage Current into the Source/Drain	$I_{D(ON)}$	$V_{IN} = V_{OUT} = V^+ - 5V$, $T_A = +25^\circ C$, $-55^\circ C$ All unused inputs = $V^- + 5V$, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	0	-	60	nA
		Post radiation	-100	-	100	nA
		$V_{IN} = V_{OUT} = V^- + 5V$, $T_A = +25^\circ C$, $-55^\circ C$ All unused inputs = $V^- + 5V$, $V_{\pm} = \pm 16.5V$	-10	-	10	nA
		$T_A = +125^\circ C$	-60	-	0	nA
		Post radiation	-100	-	100	nA
Logic Input High/Low Voltage	$V_{AH/L}$, $V_{ENH/L}$	$V_{REF} = 5.0V$	1.2	-	1.6	V
Input Current with V_{AH} , V_{ENH}	I_{AH} , I_{ENH}	$V_A = V_{EN} = 4.0V$ $V^+ = 16.5V$, $V^- = -16.5V$	-100	-	100	nA
Input Current with V_{AL} , V_{ENL}	I_{AL} , I_{ENL}	$V_A = V_{EN} = 0.8V$ $V^+ = 16.5V$, $V^- = -16.5V$	-100	-	100	nA
Quiescent Supply Current	I+	$V_{IN} = V_A = V_{EN} = 0.8V$, $V_{\pm} = \pm 15.0V$, $\pm 16.5V$	-	-	350	μA
	I-	$V_{IN} = V_A = V_{EN} = 0.8V$, $V_{\pm} = \pm 15.0V$, $\pm 16.5V$	-350	-	-	μA
Standby Supply Current	I+	$V_{IN} = V_A = V_{EN} = 4.0V$, $V_{\pm} = \pm 15.0V$, $\pm 16.5V$	-	-	350	μA
	I-	$V_{IN} = V_A = V_{EN} = 4.0V$, $V_{\pm} = \pm 15.0V$, $\pm 16.5V$	-350	-	-	μA
Supply Current Into V_{REF}	I_{REF}	$V_{REF} = 5.5V$, $V_{IN} = V_A = V_{EN} = 0.8V$, $V_{\pm} = \pm 15.0V$, $\pm 16.5V$	-	-	35	μA
DYNAMIC						
Transition Time	t_{ALH}	Figures 5, 6	-	0.5	800	ns
	t_{AHL}	Figures 5, 6	-	0.5	800	ns
Break-Before-Make Delay	t_{BBM}	Figures 9, 10	5	50	200	ns
		Post radiation	5	-	400	ns
Enable Turn-On Time	t_{ENABLE}	Figures 7, 8	-	0.5	600	ns
		Post radiation	-	-	800	ns
Disable Turn-Off Time	$t_{DISABLE}$	Figures 7, 8	-	0.5	600	ns
		Post radiation	-	-	800	ns
Charge Injection	V_{CTE}	$C_L = 100\text{pF}$, $V_{IN} = 0V$, (Figure 7)	-	2	5	pC
OFF Isolation	V_{ISO}	$V_{EN} = 4V$, $R_L = 1\text{k}\Omega$, $f = 200\text{kHz}$, $C_L = 7\text{pF}$, $V_{RMS} = 3V$	75	-	-	dB
Crosstalk	V_{CT}	$V_{EN} = 0.8V$, $R_L = 1\text{k}\Omega$, $f = 200\text{kHz}$, $C_L = 7\text{pF}$, $V_{RMS} = 3V$	47	-	-	dB
Digital Input Capacitance	C_A	$f = 1\text{MHz}$, $V^+ = V^- = 0V$	-	-	7	pF
Input Capacitance	$C_{IN(OFF)}$	$f = 1\text{MHz}$, $V^+ = V^- = 0V$	-	-	5	pF
Output Capacitance	$C_{OUT(OFF)}$	$f = 1\text{MHz}$, $V^+ = V^- = 0V$	-	-	50	pF

Electrical Specifications ($\pm 12\text{V}$) $V^+ = 12\text{V}$, $V^- = -12\text{V}$, $V_{\text{AH}} = 4.0\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = V_{\text{EN}} = 5.0\text{V}$, $T_{\text{A}} = +25^\circ\text{C}$, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to $+125^\circ\text{C}$ or across a total ionizing dose of 50krad(Si) with exposure at a low dose rate of $<10\text{mrads(Si)/s}$.**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
V_{S}	Analog Input Signal Range		V^-		V^+	V
r_{ON}	Channel ON-Resistance	$V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$ $I_{\text{OUT}} = -1\text{mA}, V_{\text{IN}} = +5\text{V}, -5\text{V}$	-	-	500	Ω
		$V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$ $I_{\text{OUT}} = -1\text{mA}, V_{\text{IN}} = V^+, V^-$	-	-	700	Ω
Δr_{ON}	r_{ON} Match Between Channels	$V_{\text{IN}} = +5\text{V}, -5\text{V}; I_{\text{OUT}} = -1\text{mA}$	-	10	20	Ω
$R_{\text{FLAT(ON)}}$	ON-Resistance Flatness	$V_{\text{IN}} = +5\text{V}, -5\text{V}, V_{\pm} = \pm 13.2\text{V}$	-	-	25	Ω
		$V_{\text{IN}} = +5\text{V}, -5\text{V}, V_{\pm} = \pm 10.8\text{V}$ $T_{\text{A}} = +25^\circ\text{C}, -55^\circ\text{C}, +125^\circ\text{C}$	-	-	30	Ω
		$V_{\text{IN}} = +5\text{V}, -5\text{V}, V_{\pm} = \pm 10.8\text{V}$, post radiation	-	-	40	Ω
I+	Quiescent Supply Current	$V_{\text{IN}} = V_{\text{A}} = V_{\text{EN}} = 0.8\text{V}, V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$	-	-	350	μA
I-		$V_{\text{IN}} = V_{\text{A}} = V_{\text{EN}} = 0.8\text{V}, V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$	-350	-	-	μA
I+	Standby Supply Current	$V_{\text{IN}} = V_{\text{A}} = V_{\text{EN}} = 4.0\text{V}, V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$	-	-	350	μA
I-		$V_{\text{IN}} = V_{\text{A}} = V_{\text{EN}} = 4.0\text{V}, V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$	-350	-	-	μA
I_{REF}	Supply Current Into V_{REF}	$V_{\text{REF}} = 5.5\text{V}, V_{\text{IN}} = V_{\text{A}} = V_{\text{EN}} = 0.8\text{V},$ $V_{\pm} = \pm 10.8\text{V}, \pm 13.2\text{V}$	-	-	35	μA
DYNAMIC						
t_{ALH}	Transition Time	Figures 5, 6	-	0.5	800	ns
t_{AHL}		Figures 5, 6	-	0.5	800	ns
t_{BBM}	Break-Before-Make Delay	Figures 9, 10	5	50	200	ns
		Post radiation	-	-	400	ns
t_{ENABLE}	Enable Turn-On Time	Figures 7, 8	-	0.5	600	ns
		Post radiation	-	-	800	ns
t_{DISABLE}	Disable Turn-Off Time	Figures 7, 8	-	0.5	600	ns
		Post radiation	-	-	800	ns

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

TABLE 2. TRUTH TABLE

A3	A2	A1	A0	EN	"ON" CHANNEL
X	X	X	X	1	None
0	0	0	0	0	1
0	0	0	1	0	2
0	0	1	0	0	3
0	0	1	1	0	4
0	1	0	0	0	5
0	1	0	1	0	6
0	1	1	0	0	7
0	1	1	1	0	8
1	0	0	0	0	9
1	0	0	1	0	10
1	0	1	0	0	11
1	0	1	1	0	12
1	1	0	0	0	13
1	1	0	1	0	14
1	1	1	0	0	15
1	1	1	1	0	16

NOTE:

9. X = Don't care, "1" = Logic High, "0" = Logic Low.

Block Diagram




FIGURE 4. BLOCK DIAGRAM

Timing Diagrams




FIGURE 5. ADDRESS TIME TO OUTPUT TEST CIRCUIT




FIGURE 6. ADDRESS TIME TO OUTPUT DIAGRAM




FIGURE 7. TIME TO ENABLE/DISABLE OUTPUT TEST CIRCUIT




FIGURE 8. TIME TO ENABLE/DISABLE OUTPUT DIAGRAM




FIGURE 9. BREAK-BEFORE-MAKE TEST CIRCUIT




FIGURE 10. BREAK-BEFORE-MAKE DIAGRAM




FIGURE 11. CHARGE INJECTION TEST CIRCUIT




FIGURE 12. CHARGE INJECTION DIAGRAM

Typical Performance Curves

$V_{\pm} = \pm 15V$, $V_{CM} = 0V$, $R_L = \text{Open}$, $T_A = +25^{\circ}C$, unless otherwise specified.




FIGURE 13. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 14.5V$)




FIGURE 14. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 15.0V$)




FIGURE 15. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 16.5V$)




FIGURE 16. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 10.8V$)




FIGURE 17. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 12.0V$)




FIGURE 18. $r_{DS(ON)}$ vs VCM ($V_{\pm} = 13.2V$)

Typical Performance Curves

$V_{\pm} = \pm 15V$, $V_{CM} = 0V$, $R_L = \text{Open}$, $T_A = +25^{\circ}C$, unless otherwise specified. (Continued)




FIGURE 19. TYPICAL ADDRESS TO OUTPUT DELAY ($V_{\pm} = \pm 15V$, $+25^{\circ}C$)




FIGURE 20. ADDRESS TO OUTPUT DELAY (HIGH TO LOW)




FIGURE 21. ADDRESS TO OUTPUT DELAY (LOW TO HIGH)




FIGURE 22. TYPICAL ENABLE TO OUTPUT DELAY ($V_{\pm} = \pm 15V$, $+25^{\circ}C$)




FIGURE 23. ENABLE TO OUTPUT DELAY (LOW TO HIGH)




FIGURE 24. DISABLE TO OUTPUT DELAY (LOW TO HIGH)

Typical Performance Curves

$V_{\pm} = \pm 15V$, $V_{CM} = 0V$, $R_L = \text{Open}$, $T_A = +25^{\circ}C$, unless otherwise specified. (Continued)




FIGURE 25. TYPICAL BREAK-BEFORE-MAKE DELAY ($V_{\pm} = 15V$, $+25^{\circ}C$)




FIGURE 26. BREAK-BEFORE-MAKE DELAY




FIGURE 27. OFF ISOLATION ($V_{\pm} = \pm 15V$, $R_L = 1k\Omega$, $+25^{\circ}C$)




FIGURE 28. OFF ISOLATION ($V_{\pm} = \pm 15V$, $R_L = \text{OPEN}$, $+25^{\circ}C$)




FIGURE 29. CROSSTALK ($V_{\pm} = \pm 15V$, $R_L = 1k\Omega$, $+25^{\circ}C$)




FIGURE 30. CROSSTALK ($V_{\pm} = \pm 15V$, $R_L = \text{OPEN}$, $+25^{\circ}C$)

Typical Performance Curves $V_{\pm} = \pm 15V$, $V_{CM} = 0V$, $R_L = \text{Open}$, $T_A = +25^{\circ}C$, unless otherwise specified. (Continued)




FIGURE 31. OVERVOLTAGE/UNDERVOLTAGE PROTECTION (+25 °C)

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 15V$) Unless otherwise specified, $V_{\pm} = \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad}(\text{Si})/\text{s}$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed.




FIGURE 32. I_{CC} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 33. I_{EE} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 34. I_{REF} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 35. $r_{DS(ON)}$ SHIFT ($V_{IN} = +5V$) vs LDR RADIATION

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 15V$) Unless otherwise specified, $V_{\pm} = \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)}/\text{s}$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed. **(Continued)**




FIGURE 36. $r_{DS(ON)}$ SHIFT ($V_{IN} = -5V$) vs LDR RADIATION




FIGURE 37. $r_{DS(ON)}$ SHIFT ($V_{IN} = V^+$) vs LDR RADIATION




FIGURE 38. $r_{DS(ON)}$ SHIFT ($V_{IN} = V^-$) vs LDR RADIATION




FIGURE 39. t_{ADD} SHIFT (LOW TO HIGH) vs LDR RADIATION




FIGURE 40. t_{ADD} SHIFT (HIGH TO LOW) vs LDR RADIATION




FIGURE 41. t_{BBM} SHIFT vs LDR RADIATION

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 15V$) Unless otherwise specified, $V_{\pm} = \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)}/s$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed. **(Continued)**




FIGURE 42. t_{ENABLE} SHIFT vs LDR RADIATION




FIGURE 43. $t_{DISABLE}$ SHIFT vs LDR RADIATION

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 12V$) Unless otherwise specified, $V_{\pm} = \pm 12V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)}/s$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed.




FIGURE 44. I_{CC} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 45. I_{EE} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 46. I_{REF} SUPPLY CURRENT SHIFT vs LDR RADIATION




FIGURE 47. $r_{DS(ON)}$ SHIFT ($V_{IN} = V^+$) vs LDR RADIATION

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 12V$) Unless otherwise specified, $V_{\pm} = \pm 12V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)}/\text{s}$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed. **(Continued)**




FIGURE 48. $r_{DS(ON)}$ SHIFT ($V_{IN} = +5V$) vs LDR RADIATION




FIGURE 49. $r_{DS(ON)}$ SHIFT ($V_{IN} = -5V$) vs LDR RADIATION




FIGURE 50. $r_{DS(ON)}$ SHIFT ($V_{IN} = V$) vs LDR RADIATION




FIGURE 51. t_{ADD} SHIFT (LOW TO HIGH) vs LDR RADIATION




FIGURE 52. t_{ADD} SHIFT (HIGH TO LOW) vs LDR RADIATION




FIGURE 53. t_{BBM} SHIFT vs LDR RADIATION

Post Low Dose Rate Radiation Characteristics ($V_{\pm} = \pm 12V$) Unless otherwise specified, $V_{\pm} = \pm 12V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25^{\circ}C$. This data is typical mean test data post radiation exposure at a low dose rate of $<10\text{mrad(Si)}/s$. This data is intended to show typical parameter shifts due to low dose rate radiation. These are not limits, nor are they guaranteed. **(Continued)**




FIGURE 54. t_{ENABLE} SHIFT vs LDR RADIATION




FIGURE 55. $t_{DISABLE}$ SHIFT vs LDR RADIATION

Applications Information

Power-Up Considerations

The circuit is designed to be insensitive to any given power-up sequence between V^+ , V^- , and V_{REF} ; however, it is recommended that all supplies power up relatively close to each other.

Overvoltage Protection

The ISL73840SEH has overvoltage protection on both the input and the output. On the output, the voltage is limited to a diode past the rails. Each of the inputs has independent overvoltage protection that works regardless of the switch being selected. If a switch experiences an overvoltage condition (3V to 4V) past the rail, the switch is turned off. As soon as the voltage returns within the rails, the switch returns to normal operation.

V_{REF} and Logic Functionality

The V_{REF} pin sets the logic threshold for the ISL73840SEH. The range for V_{REF} is between 4.5V and 5.5V with a nominal voltage of 5V. The address pins and enable are compared against roughly 30% of V_{REF} voltage (refer to Figure 56). With 5V on V_{REF} the switching point is set to around 1.4V. This switching point allows for both 5V and 3.3V logic control.




FIGURE 56. SIMPLIFIED V_{REF} CIRCUITRY

Considerations for Redundant Applications

When using the ISL73840SEH in a cold sparing application, it is recommended to keep the ground pin connected to system ground at all times. All supply pins (V^+ , V^- , and V_{REF}) should either be grounded or floating together.

If the supply pins are floating, it is recommended to place a high value bleed resistor ($\sim 1M\Omega$) in parallel with the decoupling capacitors on each supply pin to ensure that the supply voltage is discharged in a predictable manner. Figures 57 and 58 illustrate the recommended cold sparing setup for both shorted or floating supplies.




FIGURE 57. COLD SPARING SETUP WITH SUPPLIES SHORTED




FIGURE 58. COLD SPARING SETUP WITH SUPPLIES FLOATING

ISL73840SEH vs ISL73841SEH

The ISL73841SEH, a 32-channel version of the ISL73840SEH, is available in a 48 Ld CQFP. The parts' performance specifications are very similar. Apart from the apparent increase in channel density, the ISL73841SEH has slightly higher output leakage compared to the ISL73840SEH because it has more channels connected to the output. The supply current for the ISL73841SEH is also slightly higher compared to the ISL73840SEH. Refer to Table 1 on page 3 for a comparison of the two devices.

Die Characteristics

Die Dimensions

2820µm x 4080µm (111 mils x 161 mils)
Thickness: 483µm ±25µm (19 mils ±1 mil)

Interface Materials

GLASSIVATION

Type: 12kÅ Silicon Nitride on 3kÅ Oxide

TOP METALLIZATION

Type: 300Å TiN on 2.8µm AlCu
In Bondpads, TiN has been removed.

BACKSIDE FINISH

Silicon

PROCESS

P6SOI

Assembly Related Information

SUBSTRATE POTENTIAL

Floating

Additional Information

WORST CASE CURRENT DENSITY

$1.6 \times 10^5 \text{ A/cm}^2$

TRANSISTOR COUNT

5682

Weight of Packaged Device

2.096 grams

Lid Characteristics

Finish: Gold

Potential: Grounded, tied to package Pin 12

Metalization Mask Layout




TABLE 3. ISL73840SEH DIE LAYOUT X-Y COORDINATES


PAD NUMBER	PAD NAME	PACKAGING PIN	ΔX (μm)	ΔY (μm)	X (μm)	Y (μm)
1	IN8	P26	127	127	979.5	1768.5
3	V+	P27	125	125	417.5	1754.5
4	OUT	P28	125	125	-79.5	1774.5
5	V-	P1	125	125	-474.5	1756.5
7	IN16	P4	127	127	-947.5	1752.5
10	IN15	P5	127	127	-1133.5	1310.5
11	IN14	P6	127	127	-1133.5	868.5
12	IN13	P7	127	127	-1133.5	426.5
13	IN12	P8	127	127	-1133.5	-15.5
14	IN11	P9	127	127	-1133.5	-457.5
15	IN10	P10	127	127	-1133.5	-899.5
16	IN9	P11	127	127	-1133.5	-1341.5
17	GND	P12	250	125	-1147	-1839.5
18	VREF	P13	127	127	-781.5	-1763.5
19	A3	P14	127	127	-451.5	-1763.5
20	A2	P15	127	127	-121.5	-1763.5
21	A1	P16	127	127	208.5	-1763.5
22	A0	P17	127	127	538.5	-1763.5
23	EN_B	P18	127	127	868.5	-1763.5
25	IN1	P19	127	127	1133.5	-1341.5
26	IN2	P20	127	127	1133.5	-899.5
27	IN3	P21	127	127	1133.5	-457.5
28	IN4	P22	127	127	1133.5	-15.5
29	IN5	P23	127	127	1133.5	426.5
30	IN6	P24	127	127	1133.5	868.5
31	IN7	P25	127	127	1133.5	1310.5

NOTE: Origin of coordinates is the center of the die.

Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
Feb 23, 2018	FN8845.3	Added "Considerations for Redundant Applications" on page 19. Removed About Intersil and updated disclaimer.
Dec 7, 2017	FN8845.2	Added Related Literature section on page 1. Added Note 4 to Ordering Information on page 3. Added ESD circuit images in Figure 3 on page 4.
May 31, 2016	FN8845.1	Added SMD in Features. Updated Ordering Information table on page 3. Updated header in 1st and 2nd columns of "Electrical Specifications ($\pm 15V$)" on page 5 and "Electrical Specifications ($\pm 12V$)" on page 8 from "Parameter" and "Description" to "Symbol" and "Parameter"
May 13, 2016	FN8845.0	Initial release

Ceramic Metal Seal Flatpack Packages (Flatpack)



**K28.A MIL-STD-1835 CDFP3-F28 (F-11A, CONFIGURATION B)
28 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
c	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.740	-	18.80	3
E	0.460	0.520	11.68	13.21	-
E1	-	0.550	-	13.97	3
E2	0.180	-	4.57	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.00	-	0.00	-	6
M	-	0.0015	-	0.04	-
N	28		28		-

Rev. 0 5/18/94

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

For the most recent package outline drawing, see [K28.A](#).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852-2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338