


# RHFLVDS218

## Rad-hard LVDS deserializer

Datasheet - production data



### Features

- 15 to 75 MHz shift clock support
- 50 % duty cycle on receiver output clock
- -4 V to 5 V common-mode range
- Cold sparing all pins
- Fail-safe function
- Narrow bus reduces cable size and cost
- Up to 1.575 Gbps throughput
- Up to 197 Mbytes/s bandwidth
- 325 mV (typ) LVDS swing
- PLL requires no external components
- Rising edge strobe
- Operational environment: total dose irradiation testing to MIL-STD-883 method 1019
  - Total-dose: 300 krad (Si)
  - Latchup immune
  - (LET > 120 MeV-cm2/mg)
- Compatible with TIA/EIA-644 LVDS standard

### Description

The RHFLVDS218 deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmitter clock frequency of 75 MHz, 21 bits of TTL data are transmitted at a rate of 525 Mbps per LVDS data channel. Using a 75 MHz clock, the data throughput is 1.575 Gbit/s (197 Mbytes/s).

The RHFLVDS218 deserializer allows the use of wide, high speed TTL interfaces while reducing overall EMI and cable size.

All pins have cold spare buffers. These buffers are high impedance when  $V_{\text{CC}}$  is tied to 0 V.

Table 1. Device cummery

Parameter	RHFLVDS218K1 RHFLVDS218K01V						
SMD <sup>(1)</sup>	— 5962F01535						
Quality level	Engineering model	QML-V flight model					
Package	Fla	at-48					
Mass	1.	22 g					
EPPL <sup>(2)</sup>	_	Target					
Temp. range	-55 °C to 125 °C						

# Notes:

<sup>(1)</sup>SMD = standard microcircuit drawing
 <sup>(2)</sup>EPPL = ESA preferred part list

October 2016

DocID029115 Rev 2

This is information on a product in full production.


### **Contents**

1	Functio	nal description	3
2	Pin con	figuration	4
3	Typical	application	5
4	Absolut	e maximum ratings and operating conditions	6
5	Electric	al characteristics	7
6	Radiatio	ons	10
7	Test cire	cuit and AC timing diagrams	11
8	Package	e information	15
	8.1	Ceramic Flat-48 package information	16
9	Orderin	g information	17
10	Other in	formation	18
	10.1	Date code	18
11	Revisio	n history	19



## 1 Functional description

Figure 1: RHFLVDS218 deserializer functional block diagram





## 2 Pin configuration

Table	2:	PIn	descri	otion
TUDIC	<b>~</b> .		acoun	

Pin name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs <sup>(1)</sup>
RxIN-	I	3	Negative LVDS differential data output <sup>(1)</sup>
RxOUT	0	21	TTL level data outputs
RxCLK IN+	Ι	1	Positive LVDS differential clock input
RxCLK IN-	Ι	1	Negative LVDS differential clock input
RxCLK OUT	0	1	TTL level clock output. The rising edge acts as data strobe. Pin name RxCLK OUT.
PWR DWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low
Vcc	Ι	4	Power supply pins for TTL outputs and logic
GND	I	5	Ground pins for TTL outputs and logic
PLL Vcc	Ι	1	Power supply pins for PLL
PLL GND	I	2	Ground pins for PPL
LVDS Vcc	Ι	1	Power supply pin for LVDS pins
LVDS GND	I	3	Ground pins for LVDS inputs

#### Notes:

<sup>(1)</sup>These receivers have input fail-safe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs are in a HIGH state. If a clock signal is present, data outputs are all be HIGH. If the clock input is also floating/terminated outputs remain in the last valid state. A floating/terminated clock input results in a LOW clock output.





Figure 2: RHFLVDS218 pinout

DocID029115 Rev 2



## **3** Typical application



57

### 4 Absolute maximum ratings and operating conditions

Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond the limits indicated in the operational sections of this specification are not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

Symbol	Pa	Value	Unit	
Vcc	Supply voltage <sup>(1)</sup>		4.8	
Vi	TTL inputs (operating or cold-s	spare)	-0.3 to 4.8	V
Vсм	LVDS common-mode (operation	ng or cold-spare)	-5 to 6	
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C	
Tj	Maximun junction temperature	150		
Rthjc	Thermal resistance junction to	case <sup>(2)</sup>	10	°C/W
	All pins except LVDS outputs		2	
ESD	HBM: human body model	LVDS inputs vs. GND	8	kV
	CDM: charge device model		500	V

Table 3: Absolute	maximum	ratings	(references to GND)
Table J. Absolute	maximum	raungs	

#### Notes:

<sup>(1)</sup>All voltages, except the differential I/O bus voltage, are with respect to the network ground terminal.

<sup>(2)</sup>Test per MIL-STD-883, method 1012. Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on the amplifiers.

Symbol	Parameter		Тур.	Max.	UNit
Vcc	Supply voltage	3	3.3	3.6	V
Vcm	Static common-mode on the receiver	-4		5	v
TA	Ambient temperature range	-55		125	°C
CL	Output capacitive load	3			pF

Table 4: Recommended	operating	conditions	(referenced to GND)	١
Table 4. Necommented	operating	conunions	(Telefenceu to GND)	,



### 5 Electrical characteristics

In *Table 5: "DC electrical characteristics"*,  $V_{CC} = 3 V$  to 3.6 V, - 55 °C <  $T_A$  < 125 °C, unless otherwise specified,  $T_A$  is per the temperature noted. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
CMOS/T	L DC specifications ( PWR DW	N, RXOUT)				
VIH	High-level input voltage		2		Vcc	
VIL	Low-level input voltage		GND		0.8	
Vol	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.25	V
Vон	High-level output voltage	I <sub>OL</sub> = -0.4 mA	2.7			
Ін	High-level input current	$V_{IN} = 3.6 \text{ V}, \text{ V}_{CC} = 3.6 \text{ V}$	-10		10	۵
l <sub>IL</sub>	Low-level input current	$V_{IN} = 0 V, V_{CC} = 3.6 V$	-10		10	μA
Vcl	Input clamp voltage	I <sub>CL</sub> = -18 mA			-1.5	V
lcs	Cold spare leakage current	$V_{IN} = 3.6 V, V_{CC} = GND$	-10		10	μA
los <sup>(1)</sup>	Output short-circuit current	V <sub>OUT</sub> = 0 V	-30		-90	mA
IOFF	TTL/CMOS and clock output leakage current in power-down	$\begin{array}{l} PWR \; DWN \; low, \\ V_{out} = 0 \; V \; and \; PWR \; DWN \; low, \\ V_{out} = V_{CC} \end{array}$	-10		10	μA
Zout	Output impedance			100		Ω
LVDS red	ceiver DC specifications (IN+, IN	-)				
N/	Differential insultant data data d	V <sub>CM</sub> = 1.2 V	-100			
$V_{TL}$	Differential input low threshold	-4 V < V <sub>CM</sub> < 5 V	-130			.,
N (2)		V <sub>CM</sub> = 1.2 V			100	mV
Vth <sup>(2)</sup>	Differential input high threshold	-4 V < V <sub>CM</sub> < 5 V			130	
V <sub>CMR</sub> <sup>(3)</sup>	Common-mode voltage range	V <sub>ID</sub> = 200 mVp-p	- 4		5	V
V <sub>CMREJ</sub>	Common-mode rejection	F = 10 MHz			300	mVp-p
lid	Differential Input current	V <sub>ID</sub> = 400 mVp-p	-10		10	
Ісм	Common mode Input current	$V_{IC} = -4 V \text{ to } 5 V$	-70		70	μA
I <sub>CSIN</sub>	Clod spare leakage current	$V_{IN}$ = 3.6 V, $V_{CC}$ = GND	-60		60	
CIN	Input capacitance	On each LVDS input vs. GND			3	pF
Supply c	urrent					
ICCL	Active supply current	C <sub>L</sub> = 8 pF			65	mA
ICCPD	Power-down supply current	PWR DWN= low,LVDS inputs = logic low, $V_{CC} = 3.6 V$			2	mA

Table 5	DC ele	ctrical cl	haracteris	stics
		cuicai ci	iai acteria	รแบอ

#### Notes:

<sup>(1)</sup>Output short current is specified as magnitude only. A minus sign indicates direction only. Only one output should be shorted at a time for a maximum duration of one second.

<sup>(2)</sup>Guaranteed by design

<sup>(3)</sup>Functionally tested



7/20

In *Table 6: "Receiver switching characteristics"*,  $V_{CC} = 3 V$  to 3.6 V,  $T_A = -55 \degree C$  to 125 °C, and unless otherwise specified,  $T_A$  is per the temperature noted. The receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window). This margin allows for an LVDS interconnect skew, an inter-symbol interference (both dependent on type/length of cable), and a source clock jitter less than 250 ps which is calculated from  $T_{POS}$  -  $R_{POS}$  (see *Figure 11*).

Symbol	Parameter	Min.	Max.	Unit
CLHT <sup>(1)</sup>	CMOS/TTL low-to-high transition time (Figure 5)		3.5	
CHLT <sup>(1)</sup>	CMOS/TTL high-to-low transition time (Figure 5)		3.5	
RSPos0 (1)	Receiver input strobe position for bit 0 (Figure 10)	0.50	1.24	
RSPos1 (1)	Receiver input strobe position for bit 1 ( <i>Figure 10</i> ), f = 75 MHz	2.41	3.15	
RSPos2 <sup>(1)</sup>	Receiver input strobe position for bit 2 ( <i>Figure 10</i> ), f = 75 MHz	4.31	5.05	
RSPos3 <sup>(1)</sup>	Receiver input strobe position for bit 3 ( <i>Figure 10</i> ), f = 75 MHz	6.22	6.96	
RSPos4 (1)	Receiver input strobe position for bit 4 ( <i>Figure 10</i> ), f = 75 MHz	8.12	8.86	
RSPos5 <sup>(1)</sup>	Receiver input strobe position for bit 5 ( <i>Figure 10</i> ), f = 75 MHz	10.03	10.77	ns
RSPos6 (1)	Receiver input strobe position for bit 6 ( <i>Figure 10</i> ), f = 75 MHz	11.93	12.67	
RCOP <sup>(1)</sup>	RxCLK OUT period ( <i>Figure 10</i> ), f = 75 MHz	13.3	66.7	
RCOH <sup>(1)</sup>	RxCLK OUT high time ( <i>Figure 10</i> ), f = 75 MHz	3.6		
RCOL <sup>(1)</sup>	RxCLK OUT low time ( <i>Figure 10</i> ), f = 75 MHz	3.6		
RSRC <sup>(1)</sup>	RxOUT setup to RxCLK OUT ( <i>Figure 10</i> ), f = 75 MHz	3.5		
RHRC <sup>(1)</sup>	RxOUT hold to RxCLK OUT ( <i>Figure 10</i> ), f = 75 MHz	3.5		
RCCD <sup>(2)</sup>	RxCLK IN to RxCLK OUT delay ( <i>Figure 7</i> ), f = 75 MHz		8.3	
RPLLS <sup>(3)</sup>	Receiver phase lock loop set ( <i>Figure 8</i> ), f = 75 MHz		10	ms
RPDD	Receiver power-down delay ( <i>Figure 9</i> )		2	μs

#### Table 6: Receiver switching characteristics

#### Notes:

<sup>(1)</sup>Guaranteed by characterization.

<sup>(2)</sup>Total latency for the channel link chip-set is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency for LVDS217 serializer and the LVDS218 deserializer is (T + TCCD) +  $2^{*}T$  + RCCD), where T = clock period.

<sup>(3)</sup>Functionally tested



In *Table 6: "Receiver switching characteristics"*, receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min. and max.) and the receiver input setup and hold time (internal data sampling window). This margin also allows LVDS interconnect skew, inter-symbol interface (both dependent on type/length of cable), and source clock jitter less than 250 ps (calculated from T<sub>POS</sub> to R<sub>POS</sub>).



In power-down, all CMOS/TTL and clock outputs are in high impedance

8/20

DocID029115 Rev 2



#### **Cold sparing**

The RHFLVDS218 features a cold spare input and output buffer. In high reliability applications, cold sparing enables a redundant device to be tied to the data bus with its power supply at 0 V (VCC = GND) without affecting the bus signals or injecting current from the I/Os to the power supplies. Cold sparing also allows redundant devices to be kept powered off so that they can be switched on only when required. This has no impact on the application. Cold sparing is achieved by implementing a high impedance between the I/Os and VCC. ESD protection is ensured through a non-conventional dedicated structure.

#### Fail-safe

In many applications, inputs need a fail-safe function to avoid an uncertain output state when the inputs are not connected properly. In case of an LVDS input short-circuit or floating inputs, the TTL outputs remain in a stable logic-high state.



### 6 Radiations

#### Total dose (MIL-STD-883 TM 1019)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specification.

The RHFLVDS218 is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specification, between 50 and 300 rad/s only (full CMOS technology).

All parameters provided in *Table 5: "DC electrical characteristics"* apply to both pre- and post-irradiation, as follows:

- All test are performed in accordance with MIL-PRF-38535 and test method 1019 of MIL-STD-883 for total ionizing dose (TID).
- The initial characterization is performed in qualification only on both biased and unbiased parts.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

#### Heavy ions


The behavior of the product when submitted to heavy ions is not tested in production. Heavy-ion trials are performed on qualification lots only.

Туре	Characteristics	Value	Unit			
TID	High-dose rate (50 - 300 rad/sec) up to:	300	krad			
Heavy ions	SEL immune up to: (with a particle angle of 60 ° at 125 °C)	120	Mal/ arr2/ma			
	SEL immune up to: (with a particle angle of 0 ° at 125 °C)	60	MeV.cm²/mg			


#### **Table 7: Radiation**




### 7 Test circuit and AC timing diagrams




#### Figure 5: RHFLVDS218 output load and transition times




#### Figure 6: RHFLVDS218 setup/hold and high/low times



#### Figure 7: RHFLVDS218 clock-to-clock out delay








#### Figure 8: RHFLVDS218 phase-lock-loop set time

#### Figure 9: RHFLVDS218 receiver power-down delay









Figure 10: RHFLVDS218 receiver input strobe position





#### Figure 11: RHFLVDS218 receiver skew margin

- C: setup and hold time (internal data sampling window) defined by RSPosN (receiver input strobe position min. and max. TPPosN (transmitter output pulse position min and max). 1.
- Cable skew: based on type and length, typically 10 ps 40 ps per foot, media dependent Source clock jitter: cycle-to-cycle jitter is less than 250 ps at 75 MHz ISI: inter-symbol interference, dependent on interconnect length, may be zero
- 2. 3. 4.



### 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



### 8.1 Ceramic Flat-48 package information




Figure 12: Ceramic Flat-48 package outline

1. The upper metallic lid is connected to pin 32.

Dim		mm			inches	
	Тур	Min	Max	Тур	Min	Max
А	2.47	2.18	2.72	0.097	0.086	0.107
b	0.254	0.20	0.30	0.010	0.008	0.012
С	0.15	0.12	0.18	0.006	0.005	0.007
D	15.75	15.57	15.92	0.620	0.613	0.627
E	9.65	9.52	9.78	0.380	0.375	0.385
E2	6.35	6.22	6.48	0.250	0.245	0.255
E3	1.65	1.52	1.78	0.065	0.060	0.070
е	0.635			0.025		
f	0.20			0.008		
L	8.38	6.85	9.40	0.330	0.270	0.370
Q	0.79	0.66	0.92	0.031	0.026	0.036
S1	0.43	0.25	0.61	0.017	0.010	0.024



#### **Ordering information** 9

Order code	Description	Temp. range	Package	Marking <sup>(1)</sup>	Packing	
RHFLVDS218K1	Engineering model		Flat-48	RHFLVDS218K1	Strip pack	
RHFLVDS218K01V	QML-V flight model	-55 °C to 125 °C		5962F0153503VYC		

#### Table 9: Order codes

#### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Specific}}$  marking only. Complete marking includes the following:

- ST logo

Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
Country of origin (FR = France)



Contact your ST sales office for information regarding the specific conditions for products in die form and QML-Q versions.



### **10** Other information

### 10.1 Date code

The date code is structured as follows: EM (engineering model) = xyywwz Where: x (EM only): 3, assembly location Rennes (France) yy: last two digits year ww: week digits z: lot index in the week



## 11 Revision history

Table 10: Document revision history

\_\_\_\_\_

Date	Revision	Changes
08-Apr-2016	1	Initial release
25-Oct-2016	2	Status of datasheet changed from "preliminary data" to "production data". Added order code RHFLVDS218K01V to <i>Table 1: "Device summary"</i> <i>Table 3: "Absolute maximum ratings (references to GND)"</i> : updated Rthjc value from 22 °C/W to 10 °C/W and updated footnote 2. <i>Table 5: "DC electrical characteristics"</i> : updated VoL, VoH, los, loFF, VTL, and V <sub>TH</sub> values; added footnote 1, 2 and 3. <i>Table 6: "Receiver switching characteristics"</i> : removed footnote 2 (guaranteed by design), variables previously related to this footnote are now related to footnote 1 (guaranteed by characterization). Parameters related to <i>Figure 6</i> are now related to <i>Figure 10</i> . Added note below <i>Table 6: "Receiver switching characteristics"</i> regarding "receiver skew margin". Added order code RHFLVDS218K01V to <i>Table 9: "Order codes"</i>



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

